AI Accelerator Physical Design

Brief and project description

Physical design for an AI accelerator company's training silicon: HBM, dense SRAM and aggressive clocks, with timing and congestion closed at scale on an advanced FinFET node.

1. RTL to GDSII physical implementation
2. Full chip timing closure
3. Low power methodology development