Brief and project description
Coherent DSP chip integration for an optical-transport leader: DSP datapaths next to SerDes, ADC and DAC IP, where power integrity and timing collide. The same coherent-DSP experience now carries AI traffic over fiber.
- RTL development and verification
- Custom clock tree implementation
- Chip level IR/EM verification